MRP: ₹14255
₹11716
₹ 2539 Off
(Incl. of all taxes)
Qty
Buying in bulk?
In stock
Deliver to
- 7-day returns
- Secure payment
- International shipping
- Carefully packed
Get this at ₹ 11130Extra 5% OffAdd items worth ₹999 to the cart & get extra 5% off
Get this at ₹ 10544Extra 10% OffAdd items worth ₹1499 to the cart & get extra 10% off
Book Summary
Validation of programmable architectures, consisting of processor cores,
coprocessors, and memory subsystems, is one of the major bottlenecks in current
System-on-Chip design methodology. A critical challenge in validation of such
systems is the lack of a golden reference model. As a result, many existing
validation techniques employ a bottom-up approach to design verification, where
the functionality of an existing architecture is, in essence, reverse-engineered
from its implementation. Traditional validation techniques employ different
reference models depending on the abstraction level and verification task,
resulting in potential inconsistencies between multiple reference models.
This book presents a top-down validation methodology that complements the
existing bottom-up approaches. It leverages the system architect 's
- ISBN-13
- 9780387261430
- Language
- English
- Binding
- Hard Bound
- Publisher
- Springer
- Publishing Date
- 2005-07-01
- Total Pages
- 180
Functional Verification Of Programmable Embedded Architectures: A Top-Down Approach
by Nikil D. Dutt, Prabhat Mishra (Author),
Springer (Publisher)
fictionfantasyyoung adultaward winning
Frequently bought together
Functional Verification Of Programmable Embedded Architectures: A Top-Down Approach₹11716This item
Maarikaadu₹63
Natyamayuri₹63Total for 3 items₹11842₹14395You save ₹2553
Product Specifications
Book Summary
Validation of programmable architectures, consisting of processor cores,
coprocessors, and memory subsystems, is one of the major bottlenecks in current
System-on-Chip design methodology. A critical challenge in validation of such
systems is the lack of a golden reference model. As a result, many existing
validation techniques employ a bottom-up approach to design verification, where
the functionality of an existing architecture is, in essence, reverse-engineered
from its implementation. Traditional validation techniques employ different
reference models depending on the abstraction level and verification task,
resulting in potential inconsistencies between multiple reference models.
This book presents a top-down validation methodology that complements the
existing bottom-up approaches. It leverages the system architect 's
Book Specifications
- ISBN-13
- 9780387261430
- Language
- English
- Binding
- Hard Bound
- Publisher
- Springer
- Publishing Date
- 2005-07-01
- Total Pages
- 180