MRP: ₹750
₹565
₹ 185 Off
(Incl. of all taxes)
Qty
Buying in bulk?
In stock
Deliver to
- 7-day returns
- Secure payment
- International shipping
- Carefully packed
Get this at ₹ 537Extra 5% OffAdd items worth ₹999 to the cart & get extra 5% off
Get this at ₹ 509Extra 10% OffAdd items worth ₹1499 to the cart & get extra 10% off
Book Summary
(No description available for this product.)
- ISBN-13
- 9789348760722
- Language
- English
- Binding
- Hard Bound
- Publisher
- Abhijeet Publications
- Publishing Date
- 2025-06-30
- Product Edition
- 1
- Total Pages
- 144
Design & Performance Analysis Of Low Latency Based Network On Chip Architecture For Multiprocessor
by Thatipamula Nagalaxmi (Author),
Abhijeet Publications (Publisher)
fictionfantasyyoung adultaward winning
Frequently bought together
Design & Performance Analysis Of Low Latency Based Network On Chip Architecture For Multiprocessor₹565This item
Maarikaadu₹63
Natyamayuri₹63Total for 3 items₹691₹890You save ₹199
Product Specifications
Book Summary
(No description available for this product.)
Book Specifications
- ISBN-13
- 9789348760722
- Language
- English
- Binding
- Hard Bound
- Publisher
- Abhijeet Publications
- Publishing Date
- 2025-06-30
- Product Edition
- 1
- Total Pages
- 144